vlsi4freshers

  • Home
  • Physical Design
    • Floorplanning
    • Placement
    • CTS
    • Routing
    • Signal Integrity
  • STA
    • STA Basics
    • OCV Vs AOCV
    • Crosstalk
    • STA Questions
  • Frontend Design
    • Digital Design
    • Verilog
    • FPGA Design
  • DFT
    • VLSI Testing
    • DFT Concepts
    • MBIST
    • DFT Questions
  • Verification
    • System Verilog
    • UVM
    • Computer Architecture
  • CMOS Basics
    • CMOS Concepts
    • Low Power Design
    • CMOS Questions
  • Linux Basics
    • Linux/UNIX
    • TCL Scripting
  • Interview Preparations
    • VLSI Roadmap
    • Company Preparation
    • Topic-wise
    • Interview Experiences

Qualcomm Interview Questions Part 3

vlsi4freshers November 27, 2021 Add Comment
1. Which one of the given options is the same as NOT-AND gate? a) EXNOR b) NOR c) NAND d) NOT 2. Which one of the given options is the corre...

Synopsys Intern 2021 Interview Questions

vlsi4freshers October 05, 2021 Add Comment
1.On the basis of an active load, which type of inverting CMOS amplifier represents low gain with highly predictable small and large signal ...

Texas Instruments Interview Questions

vlsi4freshers September 28, 2021 Add Comment
1. In the circuit shown below, the op amp can be assumed ideal. If Vin(t) is a square wave between -2V and +2V, what is the amplitude of Vo(...

Physical Design Interview Questions

vlsi4freshers September 20, 2021 Add Comment
Click here:   Physical Design Interview Questions

Western Digital Interview Questions

vlsi4freshers August 19, 2021 Add Comment
1.Consider the following circuit composed of XOR gates and non-inverting buffers. The non-inverting buffers have delays δ1=2 ns and  δ2 =4ns...

Qualcomm Interview Questions Part 2

vlsi4freshers August 17, 2021 Add Comment
1. For NOR ROM shown Resistance per cell = 100Ω , Wire Capacitance/cell and Gate capacitance/cell are 1.28pF and 18.72pF, what is the delay ...

CMOS Inverter Design Using Cadence Virtuoso

vlsi4freshers July 17, 2021 Add Comment
 Introduction The objective of this post session is to familiar with the Cadence CAD tools using Virtuoso Schematic entry and its Spectre Si...

What is metastability and what are its effect?

vlsi4freshers July 11, 2021 Add Comment
What is metastability  and what are its effect? Whenever there is setup or hold time violations in a flip-flop, it enters a state where its ...

Intel VLSI Interview Questions

vlsi4freshers June 13, 2021 2 Comments
1. Suppose a MOSFET is operating as an amplifier. A 180 degree phase shifted signal between input voltage (Vi) and drain-to-source voltage (...
Subscribe to: Posts ( Atom )

Followers

Popular Posts

  • ROADMAP TO START YOUR CAREER IN VLSI
    How to prepare for a VLSI profile from scratch? If you are a fresher and want to start your career in VLSI and don’t know from where you hav...
  • CMOS Fabrication Process
    CMOS Structure: P-well and N-well structure Twin tub/well technology In case of a p-well technology in early 1960s, doping co...
  • TCL Scripting For VLSI Part 1
    Part1: What is TCL? It stands for Tool Command Language Tcl is interpreter based To interpreter a Tcl script you will require a Tcl Shell - ...
  • Floorplanning
    What is Floorplanning? Floorplanning is the most important process in Physical Design.  Floorplanning is the process of placing blocks/m...
  • Crosstalk and Noise
    Why noise and signal integrity? There are many reasons why the noise plays an important role in the  deep sub-micron technologies: 1...
  • Memory Built In Self Test (MBIST) Basic Concepts
    What is Built In Self Test (BIST)? BIST is a design-for-testability technique that places the testing functions physically with the circ...
  • Power Planning
    Power Planning Basics Power planning is stage typically part of the floorplanning stage , in which power grid network is created to di...
  • Nvidia Asic Design Interview Questions
    1. Complete the blanks in the following question with the appropriate answer. Given Base CPI(Cycles per instruction) = 1, clock frequency = ...
  • Routing
    Routing Basics Routing is the stage after CTS,r outing is nothing but connecting the various blocks in the chip with one an other. Ro...
  • Verilog Interview Questions Part 2
    1.If a net has no driver, it gets the value. a)0 b)X c)Z d)None of the above 2.Which logic level is not supported by verilog? ...

Video Of Day

Labels

  • CMOS Basics
  • CMOS Concepts
  • CMOS Interview Questions
  • Company Preparation
  • Computer Architecture
  • Crosstalk
  • CTS
  • DFT
  • DFT Concepts
  • DFT Interview Questions
  • Digital Design
  • Floorplanning
  • FPGA Design
  • Frontend Design
  • Interview Experiences
  • Interview Preparations
  • Linux Basics
  • Linux/UNIX
  • Low Power Design
  • MBIST
  • OCV Vs AOCV
  • Physical Design
  • Placement
  • Programming Basics
  • Routing
  • Signal Integrity
  • STA
  • STA Basics
  • STA Interview Questions
  • System Verilog
  • TCL Scripting
  • Topic-wise
  • UVM
  • Verification
  • Verilog
  • VLSI Roadmap
  • VLSI Testing

Blog Archive

  • ►  2023 (4)
    • ►  September (1)
    • ►  August (1)
    • ►  April (1)
    • ►  March (1)
  • ►  2022 (8)
    • ►  September (1)
    • ►  August (1)
    • ►  July (1)
    • ►  June (1)
    • ►  May (1)
    • ►  March (1)
    • ►  February (1)
    • ►  January (1)
  • ▼  2021 (11)
    • ▼  November (1)
      • Qualcomm Interview Questions Part 3
    • ►  October (1)
      • Synopsys Intern 2021 Interview Questions
    • ►  September (2)
      • Texas Instruments Interview Questions
      • Physical Design Interview Questions
    • ►  August (2)
      • Western Digital Interview Questions
      • Qualcomm Interview Questions Part 2
    • ►  July (2)
      • CMOS Inverter Design Using Cadence Virtuoso
      • What is metastability and what are its effect?
    • ►  June (1)
      • Intel VLSI Interview Questions
    • ►  May (2)
  • ►  2020 (57)
    • ►  October (1)
    • ►  September (1)
    • ►  August (1)
    • ►  July (3)
    • ►  June (4)
    • ►  May (6)
    • ►  April (10)
    • ►  March (14)
    • ►  February (6)
    • ►  January (11)
  • ►  2019 (17)
    • ►  December (17)

About Me

vlsi4freshers
View my complete profile
Powered by Blogger.
  • Home
  • About Me
  • Contact Me
  • Privacy Policy
  • VLSI JOBS

Copyright © 2023 vlsi4freshers Published By vlsi4freshers