vlsi4freshers

  • Home
  • Physical Design
    • Floorplanning
    • Placement
    • CTS
    • Routing
    • Signal Integrity
  • STA
    • STA Basics
    • OCV Vs AOCV
    • Crosstalk
    • STA Questions
  • Frontend Design
    • Digital Design
    • Verilog
    • FPGA Design
  • DFT
    • VLSI Testing
    • DFT Concepts
    • MBIST
    • DFT Questions
  • Verification
    • System Verilog
    • UVM
    • Computer Architecture
  • CMOS Basics
    • CMOS Concepts
    • Low Power Design
    • CMOS Questions
  • Linux Basics
    • Linux/UNIX
    • TCL Scripting
  • Interview Preparations
    • VLSI Roadmap
    • Company Preparation
    • Topic-wise
    • Interview Experiences

CMOS Inverter Design Using Cadence Virtuoso

vlsi4freshers July 17, 2021 Add Comment
 Introduction The objective of this post session is to familiar with the Cadence CAD tools using Virtuoso Schematic entry and its Spectre Si...

What is metastability and what are its effect?

vlsi4freshers July 11, 2021 Add Comment
What is metastability  and what are its effect? Whenever there is setup or hold time violations in a flip-flop, it enters a state where its ...
Subscribe to: Posts ( Atom )

Followers

Popular Posts

Video Of Day

Labels

  • CMOS Basics
  • CMOS Concepts
  • CMOS Interview Questions
  • Company Preparation
  • Computer Architecture
  • Crosstalk
  • CTS
  • DFT
  • DFT Concepts
  • DFT Interview Questions
  • Digital Design
  • Floorplanning
  • FPGA Design
  • Frontend Design
  • Interview Experiences
  • Interview Preparations
  • Linux Basics
  • Linux/UNIX
  • Low Power Design
  • MBIST
  • OCV Vs AOCV
  • Physical Design
  • Placement
  • Programming Basics
  • Routing
  • Signal Integrity
  • STA
  • STA Basics
  • STA Interview Questions
  • System Verilog
  • TCL Scripting
  • Topic-wise
  • UVM
  • Verification
  • Verilog
  • VLSI Roadmap
  • VLSI Testing

Blog Archive

  • ►  2023 (4)
    • ►  September (1)
    • ►  August (1)
    • ►  April (1)
    • ►  March (1)
  • ►  2022 (8)
    • ►  September (1)
    • ►  August (1)
    • ►  July (1)
    • ►  June (1)
    • ►  May (1)
    • ►  March (1)
    • ►  February (1)
    • ►  January (1)
  • ▼  2021 (11)
    • ►  November (1)
    • ►  October (1)
    • ►  September (2)
    • ►  August (2)
    • ▼  July (2)
      • CMOS Inverter Design Using Cadence Virtuoso
      • What is metastability and what are its effect?
    • ►  June (1)
    • ►  May (2)
  • ►  2020 (57)
    • ►  October (1)
    • ►  September (1)
    • ►  August (1)
    • ►  July (3)
    • ►  June (4)
    • ►  May (6)
    • ►  April (10)
    • ►  March (14)
    • ►  February (6)
    • ►  January (11)
  • ►  2019 (17)
    • ►  December (17)

About Me

vlsi4freshers
View my complete profile
Powered by Blogger.
  • Home
  • About Me
  • Contact Me
  • Privacy Policy
  • VLSI JOBS

Copyright © 2023 vlsi4freshers Published By vlsi4freshers