vlsi4freshers

  • Home
  • Physical Design
    • Floorplanning
    • Placement
    • CTS
    • Routing
    • Signal Integrity
  • STA
    • STA Basics
    • OCV Vs AOCV
    • Crosstalk
    • STA Questions
  • Frontend Design
    • Digital Design
    • Verilog
    • FPGA Design
  • DFT
    • VLSI Testing
    • DFT Concepts
    • MBIST
    • DFT Questions
  • Verification
    • System Verilog
    • UVM
    • Computer Architecture
  • CMOS Basics
    • CMOS Concepts
    • Low Power Design
    • CMOS Questions
  • Linux Basics
    • Linux/UNIX
    • TCL Scripting
  • Interview Preparations
    • VLSI Roadmap
    • Company Preparation
    • Topic-wise
    • Interview Experiences

Analog Design Interview Questions Part 2

vlsi4freshers May 18, 2022 Add Comment
1. In a zener diode  (a) only the P-region is heavily doped (b) only the N-region is heavily doped (c) both P and N-regions are heavily dope...
Subscribe to: Posts ( Atom )

Followers

Popular Posts

  • ROADMAP TO START YOUR CAREER IN VLSI
    How to prepare for a VLSI profile from scratch? If you are a fresher and want to start your career in VLSI and don’t know from where you hav...
  • CMOS Fabrication Process
    CMOS Structure: P-well and N-well structure Twin tub/well technology In case of a p-well technology in early 1960s, doping co...
  • TCL Scripting For VLSI Part 1
    Part1: What is TCL? It stands for Tool Command Language Tcl is interpreter based To interpreter a Tcl script you will require a Tcl Shell - ...
  • Floorplanning
    What is Floorplanning? Floorplanning is the most important process in Physical Design.  Floorplanning is the process of placing blocks/m...
  • Memory Built In Self Test (MBIST) Basic Concepts
    What is Built In Self Test (BIST)? BIST is a design-for-testability technique that places the testing functions physically with the circ...
  • Crosstalk and Noise
    Why noise and signal integrity? There are many reasons why the noise plays an important role in the  deep sub-micron technologies: 1...
  • Power Planning
    Power Planning Basics Power planning is stage typically part of the floorplanning stage , in which power grid network is created to di...
  • Nvidia Asic Design Interview Questions
    1. Complete the blanks in the following question with the appropriate answer. Given Base CPI(Cycles per instruction) = 1, clock frequency = ...
  • Routing
    Routing Basics Routing is the stage after CTS,r outing is nothing but connecting the various blocks in the chip with one an other. Ro...
  • Verilog Interview Questions Part 2
    1.If a net has no driver, it gets the value. a)0 b)X c)Z d)None of the above 2.Which logic level is not supported by verilog? ...

Video Of Day

Labels

  • CMOS Basics
  • CMOS Concepts
  • CMOS Interview Questions
  • Company Preparation
  • Computer Architecture
  • Crosstalk
  • CTS
  • DFT
  • DFT Concepts
  • DFT Interview Questions
  • Digital Design
  • Floorplanning
  • FPGA Design
  • Frontend Design
  • Interview Experiences
  • Interview Preparations
  • Linux Basics
  • Linux/UNIX
  • Low Power Design
  • MBIST
  • OCV Vs AOCV
  • Physical Design
  • Placement
  • Programming Basics
  • Routing
  • Signal Integrity
  • STA
  • STA Basics
  • STA Interview Questions
  • System Verilog
  • TCL Scripting
  • Topic-wise
  • UVM
  • Verification
  • Verilog
  • VLSI Roadmap
  • VLSI Testing

Blog Archive

  • ►  2023 (4)
    • ►  September (1)
    • ►  August (1)
    • ►  April (1)
    • ►  March (1)
  • ▼  2022 (8)
    • ►  September (1)
    • ►  August (1)
    • ►  July (1)
    • ►  June (1)
    • ▼  May (1)
      • Analog Design Interview Questions Part 2
    • ►  March (1)
    • ►  February (1)
    • ►  January (1)
  • ►  2021 (11)
    • ►  November (1)
    • ►  October (1)
    • ►  September (2)
    • ►  August (2)
    • ►  July (2)
    • ►  June (1)
    • ►  May (2)
  • ►  2020 (57)
    • ►  October (1)
    • ►  September (1)
    • ►  August (1)
    • ►  July (3)
    • ►  June (4)
    • ►  May (6)
    • ►  April (10)
    • ►  March (14)
    • ►  February (6)
    • ►  January (11)
  • ►  2019 (17)
    • ►  December (17)

About Me

vlsi4freshers
View my complete profile
Powered by Blogger.
  • Home
  • About Me
  • Contact Me
  • Privacy Policy
  • VLSI JOBS

Copyright © 2023 vlsi4freshers Published By vlsi4freshers